Artificial intelligence is revolutionizing numerous sectors, requiring increasingly efficient and high-performance computing systems. This thesis, carried out at STMicroelectronics, explores the implementation of various digital-to-analog converter architectures within Analog-in-Memory Computing systems, aiming to optimize power consumption and the occupied area of the system. The thesis project is structured into several sections. Initially, the theoretical foundations of artificial intelligence are introduced, with particular attention to computational requirements and the current challenges related to the large number of computations needed. Subsequently, the general architecture of a system based on Analog-in-Memory Computing is defined, highlighting its main advantages in the context of neural networks. The central part of this work focuses on the design and architectural choices of the converters, analyzing their key characteristics. The results obtained show that certain conversion architectures offer significant advantages in terms of power consumption and area minimization without compromising the operating frequency. In particular, the use of optimization techniques has allowed for an optimal balance between energy efficiency and performance. The conclusions of this thesis project provide new perspectives for the design of circuits intended for Analog-in-Memory Computing, suggesting future directions for further improvements and practical applications, paving the way for more efficient and scalable solutions for artificial intelligence.

High speed PWM DAC design for Analog In Memory Computing Mixed Signal IP

ROVERSELLI, LUCA
2023/2024

Abstract

Artificial intelligence is revolutionizing numerous sectors, requiring increasingly efficient and high-performance computing systems. This thesis, carried out at STMicroelectronics, explores the implementation of various digital-to-analog converter architectures within Analog-in-Memory Computing systems, aiming to optimize power consumption and the occupied area of the system. The thesis project is structured into several sections. Initially, the theoretical foundations of artificial intelligence are introduced, with particular attention to computational requirements and the current challenges related to the large number of computations needed. Subsequently, the general architecture of a system based on Analog-in-Memory Computing is defined, highlighting its main advantages in the context of neural networks. The central part of this work focuses on the design and architectural choices of the converters, analyzing their key characteristics. The results obtained show that certain conversion architectures offer significant advantages in terms of power consumption and area minimization without compromising the operating frequency. In particular, the use of optimization techniques has allowed for an optimal balance between energy efficiency and performance. The conclusions of this thesis project provide new perspectives for the design of circuits intended for Analog-in-Memory Computing, suggesting future directions for further improvements and practical applications, paving the way for more efficient and scalable solutions for artificial intelligence.
2023
High speed PWM DAC design for Analog In Memory Computing Mixed Signal IP
File in questo prodotto:
File Dimensione Formato  
Master_thesis_Luca_Roverselli_522551.pdf

accesso aperto

Descrizione: Allegato master thesis Luca Roverselli 522551
Dimensione 1.57 MB
Formato Adobe PDF
1.57 MB Adobe PDF Visualizza/Apri

È consentito all'utente scaricare e condividere i documenti disponibili a testo pieno in UNITESI UNIPV nel rispetto della licenza Creative Commons del tipo CC BY NC ND.
Per maggiori informazioni e per verifiche sull'eventuale disponibilità del file scrivere a: unitesi@unipv.it.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/20.500.14239/33314